ABSTRACT
Abel, Marc W. Ph.D. Department of Computer Science and Engineering, Wright State University, 2022. A Solder-Defined Computer Architecture for Backdoor and Malware Resistance. This research is about securing control of those devices we most depend on for integrity and confidentiality. An emerging concern is that complex integrated circuits may be subject to exploitable defects or backdoors, and measures for inspection and audit of these chips are neither supported nor scalable. One approach for providing a “supply chain firewall” may be to forgo such components, and instead to build central processing units (CPUs) and other complex logic from simple, generic parts. This work investigates the capability and speed ceiling when open-source hardware methodologies are fused with maker-scale assembly tools and visible-scale final inspection. The author has designed, and demonstrated in simulation, a 36-bit CPU and protected memory subsystem that use only synchronous static random access memory (SRAM) and trivial glue logic integrated circuits as components. The design presently lacks preemptive multitasking, ability to load firmware into the SRAMs used as logic elements, and input/output. Strategies are presented for adding these missing subsystems, again using only SRAM and trivial glue logic. A load-store architecture is employed with four clock cycles per instruction. Simulations indicate that a clock speed of at least 64 MHz is probable, corresponding to 16 million instructions per second (16 MIPS), despite the architecture containing no microprocessors, field programmable gate arrays, programmable logic devices, application specific integrated circuits, or other purchased complex logic. The lower speed, larger size, higher power consumption, and higher cost of an v “SRAM minicomputer” compared with traditional microcontrollers may be offset by the fully open architecture—hardware and firmware—along with more rigorous user control, reliability, transparency, and auditability of the system. SRAM logic is also particularly well suited for building arithmetic logic units, and can implement complex operations such as population count, a hash function for associative arrays, or a pseudorandom number generator with good statistical properties in as few as eight clock cycles per 36-bit word processed. 36-bit unsigned multiplication can be implemented in software in 47 instructions or fewer (188 clock cycles). A general theory is developed for fast SRAM parallel multipliers should they be needed. All tools and work product of this research are available online with open-source licenses.
Background of the Study
Tax compliance is essential for economic development as it ensures the government has adequate resources to fund...
Background of the Study
Government-owned media outlets in Nigeria, such as state-run television and radio stations, play...
ABSTRACT
Having looked at the present trend in the Nigerian economy it is very obvious that price of items has continued to raise especia...
Background Of Study
A farmer, who plants corps, expects re...
Abstract
This research investigated the digital literacy skills of Faculty Members in the Department of Library and Information Science i...
Chapter One: Introduction
1.1 Background of the Study
Child rights advocacy is a critical aspect...
Background of the Study
Small and Medium Enterprises (SMEs) in Damaturu LGA are key dr...
BACKGROUND TO THE STUDY
Although, there is general agreement among psychologists that man experiences a variety of...
Background of the Study
Market liberalization has been a transformative force in many sectors worldwide, including the ener...
ABSTRACT
Constitutional power, being the power fashioned out through the sovereign free will of the people, is basically meant to regulat...